



Multi Tone Vivado BD Breakdown



DOES (I/Q_OUT)*AMP
USE MULTS, SPEED OPTIMISED, 1 CYCLE
DELAY. I/Q 16B SIGNED, AMP 16B UNSIGNED


SMOOTHS OUTPUT USING
INTERPOLATION OVER 4
SAMPLES



COUNTS 0 TO 7

CREATES THE TIME
VECTOR FOR THE SINE

CHOSES THE SIZE OF THE AMPLITUDE. SAVED IN BRAM AS
AMP_PROFILES OF [NUM_STEPS, STEP_SIZE]. STEP SIZE COULD BE
NEGATIVE TO REDUCE THE SIZE OF THE AMPLITUDE.



Component Name `MT_0/blk_mem_gen_0`

Basic	Port A Options	Port B Options	Other Options	Summary
Mode	Stand Alone		☒ Generate address interface with 32 bits	
Memory Type	True Dual Port RAM		☐ Common Clock	

Component Name `MT_0/blk_mem_gen_0`


Basic	Port A Options	Port B Options	Other Options	Summary
Memory Size				
Write Width	32	Range: 32 to 1024 (bits)		
Read Width	32			
Write Depth	8192	Range: 2 to 1048576		
Read Depth	8192			
Operating Mode	Write First	Enable Port Type	Use ENA Pin	
Port A Optional Output Registers				
☐ Primitives Output Register	☐ Core Output Register			
☐ SoftECC Input Register	☐ REGCEA Pin			
Port A Output Reset Options				
☐ RSTA Pin (set/reset pin)	Output Reset Value (Hex)	0		
☐ Reset Memory Latch	Reset Priority	CE (Latch or Register Enable)		
READ Address Change A				
☐ Read Address Change A				

Component Name `MT_0/blk_mem_gen_0`

Basic	Port A Options	Port B Options	Other Options	Summary
Memory Size				
Write Width	32			
Read Width	32			
Write Depth	8192			
Read Depth	8192			
Operating Mode	Read First	Enable Port Type	Always Enabled	
Port B Optional Output Registers				
☐ Primitives Output Register	☐ Core Output Register			
☐ SoftECC Output Register	☐ REGCEB Pin			
Port B Output Reset Options				
☐ RSTB Pin (set/reset pin)	Output Reset Value (Hex)	0		
☐ Reset Memory Latch	Reset Priority	CE (Latch or Register Enable)		
READ Address Change B				
☐ Read Address Change B				

Component Name `MT_0/blk_mem_gen_0`

Basic	Port A Options	Port B Options	Other Options	Summary
Pipeline Stages within Mux	0	Mux Size: 2x1		
Memory Initialization				
☐ Load Init File				
Coe File	no_coe_file_loaded	Browse	Edit	
☒ Fill Remaining Memory Locations				
Remaining Memory Locations (Hex)	0			
Structural/UniSim Simulation Model Options				
Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.				
Collision Warnings	All			
Behavioral Simulation Model Options				
☐ Disable Collision Warnings	☐ Disable Out of Range Warnings			



AXI BRAM Controller (4.1)

[Documentation](#)
[IP Location](#)

☐ Show disabled ports

Component Name: `MT_0/axi_bram_ctrl_0`

AXI Protocol	AXI4LITE
Data Width	32
Memory Depth (Auto)	2048
ID Width (Auto)	0
☐ Support AXI Narrow Bursts	No
Read Latency	1 [1 - 128]
Read Command Optimization	No

BRAM Options


BRAM Instance (Auto)	External
Number of BRAM interfaces	1

ECC Options

Enable ECC	No
ECC TYPE	Hamming
Enable Fault Injection	No
ECC Reset Value	0

Ports (Left):


- `+ S_AXI`
- `s_axi_aclk`
- `s_axi_aresetn`
- `BRAM_PORTA`



INSIDE
SLICING OF
EACH TONE
WORD

SHOULD BE [14:0]. IN ADDRESS EDITOR:
/MT_x/IQ_32tones_w_bram/axi_bram_ctrl_0
/S_AXI SIZE SHOULD BE 32K

A&B are signed 16b integers,
representing summing up all
signals comprising I and Q out




Component Name MT_v/IQ_32tones_w_bram/blk_mem_gen_0					
Basic	Port A Options	Port B Options	Other Options	Summary	
Mode	Stand Alone		☐ Generate address interface with 32 bits		
Memory Type	True Dual Port RAM		☐ Common Clock		
ECC Options					
ECC Type	No ECC				
☐ Error Injection Pins	Single Bit Error Injection				
Write Enable					
☐ Byte Write Enable					
Byte Size (bits)	9				
Algorithm Options					
Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information.					
Algorithm	Minimum Area				
Primitive	slx2				

Component Name MT_v/IQ_32tones_w_bram/blk_mem_gen_0					
Basic	Port A Options	Port B Options	Other Options	Summary	
Memory Size					
Write Width	32		Range: 1 to 4096 (bits)		
Read Width	32				
Write Depth	4096		Range: 2 to 1048576		
Read Depth	4096				
Operating Mode	Write First		Enable Port Type	Use ENA Pin	
Port A Optional Output Registers					
☐ Primitives Output Register		☐ Core Output Register			
☐ SoftECC Input Register		☐ REGCEA Pin			
Port A Output Reset Options					
☐ RSTA Pin (set/reset pin)		Output Reset Value (Hex)	0		
☐ Reset Memory Latch		Reset Priority	CE (Latch or Register Enable)		
READ Address Change A					
☐ Read Address Change A					

Component Name MT_v/IQ_32tones_w_bram/blk_mem_gen_0					
Basic	Port A Options	Port B Options	Other Options	Summary	
Memory Size					
Write Width	256				
Read Width	256				
Write Depth	512				
Read Depth	512				
Operating Mode	Read First		Enable Port Type	Always Enabled	
Port B Optional Output Registers					
☐ Primitives Output Register		☐ Core Output Register			
☐ SoftECC Output Register		☐ REGCEB Pin			
Port B Output Reset Options					
☐ RSTB Pin (set/reset pin)		Output Reset Value (Hex)	0		
☐ Reset Memory Latch		Reset Priority	CE (Latch or Register Enable)		
READ Address Change B					
☐ Read Address Change B					

Component Name MT_v/IQ_32tones_w_bram/blk_mem_gen_0					
Basic	Port A Options	Port B Options	Other Options	Summary	
Pipeline Stages within Mux 0 Mux Size: 1x1					
Memory Initialization					
☐ Load Init File					
Coe File no_coe_file_loaded Browse Edit					
☒ Fill Remaining Memory Locations					
Remaining Memory Locations (Hex) 0					
Structural/UniSim Simulation Model Options					
Defines the type of warnings and outputs are generated when a read-write or write-write collision occurs.					
Collision Warnings All					
Behavioral Simulation Model Options					
☐ Disable Collision Warnings ☐ Disable Out of Range Warnings					



Slice (1.0)

Documentation IP Location

☐ Show disabled ports

Component Name **MT_0/IQ_32tones_w_bramxlslice_0**

Din Width **14** [2 - 4096]

Din From **13** [2 - 13]

Din Down To **2** [0 - 13]

Dout Width **12**

Din[13:0] Dout[11:0]

Component Name **MT_0/IQ_32tones_w_bramvaxi_bram_ctrl_0**

AXI Protocol **AXI4LITE**

Data Width **32**

Memory Depth (Auto) **8192**

ID Width (Auto) **0**

☐ Support AXI Narrow Bursts **No**

Read Latency **1** [1 - 128]

Read Command Optimization **No**

BRAM Options

BRAM Instance (Auto) **External**

Number of BRAM interfaces **1**


ECC Options

Enable ECC **No**

ECC TYPE **Hamming**

Enable Fault Injection **No**

ECC Reset Value **0**



$$I(@last\ tone = 1) = \sum_{i=0,1,...,7} A_i \cos(f_i t + \phi_i)$$